We describe a versatile, user-friendly hardwadsoftware system. It has been designed for facilitating the testing, characterization and application of complex integrated circuits intended for high-and low-energy physics instrumentation. The system consists of two CAMAC modules and a program generation and data analysis facility hosted by a VAX computer.
I. IhTRODUCrION

A . Motivation
The inexorable trend in instrumentation for high-energy physics detectors is toward the use of more sophisticated data acquisition systems using more sophisticated components. Recent years have seen the introduction of complex, custom-designed integrated circuits (ICs) to accomplish the requirements of this class of insrrumentation--e.g., higher speeds of operation, reduced volume and higher levels of circuit and logical complexity.
Many physics laboratories are acquiring the tools necessary to design their own ICs, which are often prototyped in small quantities via foundries, such as MOSIS[l] , that specialize in prototype work. The testing of the prototype ICs is a problem that automatically arises in this situation. Many ICs designed in this way have very special characteristics, tailored explicitly to the application, and require special testing procedures. These procedures are often not available at the silicon foundry, and must therefore be supplied by the designer.
Our approach to this situation has been to design and implement a versatile, programmable hardware/software system for the testing, characterization and application of such complex integrated circuits. This system was initially designed to accomplish the testing of a particular IC design, the SVX chip [2] , but can be programmed for the testing of other complex ICs.
The SVX chip was developed for the readout of silicon microstrip detectors. It contains 128 channels of analog and digital processing. This IC has gone through several prototype iterations in the course of its development and in the course of understanding its proper application in the acquisition of data from microstrip detectors.
The hardware/software system discussed in this paper was a vital tool in this learning process.
Commercial instruments useful in IC testing are available, and we use some of these in part of our testing program. However, we found it advantageous in this case to develop a system that handles both digital and analog signals and that operates in an environment that is familiar to us--e.g., CAMAC, VAX computers, software support packages, etc. The transport of this system to accelerator-based activitiesbeam tests--is thereby easier.
B . The Basic System
The system is shown schematically in Figure 1 . The basic parts are two CAMAC modules-the SRS (SVX Readout Sequencer module) and the SDA (SVX Data Acquisition module)--and a programming and data analysis environment hosted by a VAX computer [3] . In a simple application, the processes are synchronized as follows. The VAX commands the SRS to start its program. At the appropriate spot in the program, the SRS sets the SDA's LAM. Upon seeing the LAM, the VAX acquires the SDA data, and resets the LAM. The SRS senses the reset condition of the LAM, and starts another major cycle of the program.
HARDWARE IMPLEME~TATION
A. The SRS Module
A block diagram of the SRS module is in Figure 2 
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As shown in Figure 2 , 15 of these bits--the four Command bits and the 11 Data bits--are fed back to the sequencer; in essence, it controls itself. Another three bits (the h4UX Control bits) are used to select the external signal used for the Branch Condition. In addition, a single bit is used to select one of two 2910 cycle lengths--e.g., 100 nSec or 300 nsw.
The important feature here is that the sequence of Memory Addresses also controls the pattern of vectors that are available to exercise the device under test As shown in Figure 2 , these vectors include 22 bits of digital signals, and an analog signal from a 12-bit DAC.
Additionally, five bits are used for ancillary tasks:
one to generate a scope trigger that is synchronized with the program; and four to synchronize the processes in the SDA module. These include: trigger the ADC; store ADC data; store digital data from the device under test; and set SDA LAM.
The 2910's program--previously downloaded into the SRS memories--can be started from the front panel or by CAh4AC command. The 2910 then produces a series of memory addresses; the series is governed by the instructions the 2910 is given from the instruction fields of the addressed memory locations. The bits contained in the other memory fields generate a series of vectors that are output to the device under test.
The SRS includes a socket for a single-chip microprocessor, which would enable stand-alone operation of the module.
B . The SDA Module
A block diagram of the SDA module is in 
C. Hardware Per3'onnance.
The hardware system has been used primarily with a 10 MHz clock frequency. It can generate patterns and acquire digital and analog data at this rate. The limitations are in the 2910 sequencer and the 2925 "smart clock." Versions of the 2910 that work up to 30 MHz are available, but have not been tried.
SOETWARE
In this section we describe the software and programming tools which have been developed for use with the SRS and SDA module set. For our application, which is a "test bench" for silicon strip detector readout using the SVX chip, we created both compilation and code management capabilities as well as a flexible data acquisition and analysis system for the data generated by the SVX chip. The basic configuration of our system is a menu driven package of routines spanning the basic functions of the modules (i.e., download, read registers etc.) and high level, data acquisition and file manipulation routines.
A. Microcode
As shown in Figure 2 , the three physical memories in the SRS contain 48-bit words of "microcode." The microcode has two functions: 1) to control the microsequencer itself; and The branch condition 03 is controlled by the state of the LAM in the SDA module. It thereby synchronizes the two main processes which are the microcode program operating in the SRS, and a process operating in the host computer which is acquiring data from the SDA. The broken lines are the synchronization points where the two processes communicate. Other CC codes can utilize other signals as branch conditions, including four sources whose state can be controlled via CAMAC.
The last number in each line, labelled 'CLK,' sets the cycle length for that line. A '1' chooses the longer cycle length; a '0' choose the shorter. Typically, the shorter cycle is set to be 100 ns.
B . Programming Environment
The code used to control and program the SRS and basic operations, we have developed more sophisticated, menu-selectable procedures combining downloads, repetitive data acquisition cycles, data analysis, and display. An example is a procedure which measures charge gain and electronic noise on all channels of a system containing several SVX chips.
An important aspect of software systems which interface to complex integrated circuits through modules like the SRS and SDA must be the ability to acquire, store, analyze, and display rather large quantities of data. In the case of the SVX chip for example, each readout cycle generates 128 words of address and 128 words of digitized analog data. Generally, the user will have some statistical procedure or some function of the acquired data which he will want to consider. The power of a system which combines a user programmable computer (the VAX in this case) interfaced to the SRS and SDA module set is the ease and flexibility with which specific analyses may be performed on the data. Typically, commercially available digital pattern generators do not offer this capability.
APPLICATION
options depending upon the outcome of various tests. The data from the dice are acquired by the SDA module and analyzed by the VAX.
C. Other Users
A number of sets of SRS and SDA modules have been built and are operational. Besides four sets at LBL, there are sets in use at UC Davis, Camegie Mellon University, the University of Oklahoma, Fermilab, I"-Pisa, CERN, and the Aerospace Corporation.
COUNllNCROOY a p
In this section we describe two higher level applications of the SRS and SDA system to studies made with the SVX chip. These are given as examples of the types of procedures which may be performed by this system.
A . SVX Beam Test
A beam test of silicon strip detectors bonded to SVX chips was done at Fermilab. The configuration is shown in Figure 6 . In this test the SRS controlled the SVX chips. The SRS's microcode program was synchronized to a readout trigger created by the coincidence of a set of scintillation counters in the beam. Data were acquired by the SDA. read out by a VAX, analyzed, and written to disk files.
B . SVX Production Wafer Testing
A production run of the SVX chip has been made. It consists of 40 wafers, each containing 110 individual die. A probe station, outfitted with a custom probe card, and controlled by the VAX via CAMAC and GPIB is used to step the probe card to each die on the wafer. Each die is checked for proper power consumption, gain, noise, data sparsification, digital function, and interchip communication features. The good dice are marked so they can be identified after the wafer is sawed. Fig. 6 Beam test set-up.
